A

THE COMMISSIONER OF PATENTS AND TRADEMARKS, Washington, D.C. 20231

Enclosed for filing is the patent application of Inventor: HANS U. SCHROEDER and PAUL G.M. GRADENWITZ

For: SEMICONDUCTOR DEVICE

ENCLOSED ARE:

[X] Appointment of Associates;

- [X] Information Disclosure Statement, Form PTO-1449 and copies of documents listed therein;
- [X] Preliminary Amendment;
- [X] Specification (9 Pages of Specification, Claims, & Abstract);
- [X] Declaration and Power of Attorney:
 - (1 Page of a []fully executed [X]unsigned Declaration);
- [X] Drawing (2 sheets of []informal [X]formal sheets);
- [X] Certified copy of European application Serial #98202948.0;
- [X] Authorization Pursuant to 37 CFR §1.136(a)(3)
- other:
 - Assignment to

FEE COMPUTATION

	CLAIMS AS	FILED		
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE - \$760.00
Total Claims	5 - 20 =	0	X \$18 =	0.00
Independent Claims	1 - 3 =	0	X \$78 =	0.00
Multiple Deper	0.00			
TOTAL FILING	\$760.00			

Please charge Deposit Account No. 14-1270 in the amount of the total filing fee indicated above, plus any deficiencies. The Commissioner is also hereby authorized to charge any other fees which may be required, except the issue fee, or credit any overpayment to Account No. 14-1270.

[]Amend the specification by inserting before the first line as a centered heading --Cross Reference to Related Applications--; and insert below that as a new paragraph --This is a continuation-in-part of application Serial No. , filed , which is herein incorporated by reference--.

CERTIFICATE OF EXPRESS MAILING

Express Meil Meiling Label No. EL 335 549 431 US Date of Deposit September 3, 1999
I hereby certify that this paper and/or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the dete indicated above and is eddressed to the Commissioner of Patents end Trademarks, Washington, D.C. 20231.

Patti DeMichele

Typed Name

Signature

Steven R. Biren, Reg.No. 26,531

Attorney (914) 333-9630 U.S. Philips Corporation 580 White Plains Road Tarrytown, New York 10591 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

HANS U. SCHROEDER ET AL

PHN 17,073

Serial No.

Filed: CONCURRENTLY

SEMICONDUCTOR DEVICE

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination, please amend the above-identified application as follows:

IN THE TITLE

Change the title to all capitals and delete "." (period).

IN THE SPECIFICATION

Page 1, before line 1, delete "Description" and insert as a centered heading:

-- BACKGROUND OF THE INVENTION--;

- Page 2, between lines 12 and 13, insert as a centered heading:
 --SUMMARY OF THE INVENTION--;
- Page 3, between lines 8 and 9, insert as a centered heading:

 --BRIEF DESCRIPTION OF THE DRAWING--;

 between lines 22 and 23, insert as a centered heading:

--DESCRIPTION OF THE PREFERRED EMBODIMENTS--;

IN THE CLAIMS

Page 7, before line 1, replace "CLAIMS:" with --WHAT IS CLAIMED IS:--

Claim 5, line 1, change "one of the preceding claims" to --claim 1--;

IN THE ABSTRACT

Before line 1, delete in its entirety and substitute the following as a centered heading:

-- ABSTRACT OF THE DISCLOSURE--;

delete last line, "Fig. 2.".

REMARKS

The Abstract and Specification have been amended to add headings in accordance with MPEP Section 601. The claims have been amended in order to reformat the claims to delete all multiple dependencies prior to calculation of the filing fee and place the instant application in standard U.S. format.

Entry of this amendment prior to calculating the filing fee is respectfully requested.

Respectfully submitted,

Biren, Reg.26,531

Steven R. Biren, I Attorney (914) 333-9630 September 3, 1999

10

15

20

25

Semiconductor device.

Description

The invention relates to a semiconductor device having a semiconductor body which on a surface comprises an integrated circuit containing protection means for protection against electrostatic discharge (ESD), the means being a compound element of an SCR and a gated diode, the protection means being provided in a surface area of a first conductivity type having a well of a second, opposite, conductivity type in which area a surface zone of the first conductivity type is formed forming one of the anode and cathode zones of the SCR element, and the surface area having a surface zone of the second conductivity type, further denoted as first zone, situated remote from the well and forming the other anode and cathode area of the SCR element, the gated diode containing a gate insulated from the surface of the semiconductor body and a highly-doped second conductivity type surface zone aligned to this gate further denoted as second zone, which aligned surface zone partly overlaps the well of the second conductivity type. Such a device is known, for example, from the article "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads" by A. Chatterjee et al., published in IEEE Electron Device Letters, vol. 12, no. 1, January 1991, pp. 21 and 22.

An SCR element (Silicon-Controlled Rectifier) is a four-layer npnp structure with connections on the outer n-layer and p-layer. As is known, the resistance of such an element in the one state is very high, so that no or substantially no current flows through the element; in the other state the resistance is very low, so that the element may carry a large current. The element changes from the one, non-conductive, state to the other state where the voltage between the connections reaches a certain value, the so-called trigger voltage. Beyond this point of the I-V characteristic, the voltage between the connections drops to a low value, the so-called holding voltage, and the I-V curve becomes very steep. When utilizing an SCR element as a protection of a CMOS circuit or a BICMOS circuit against ESD damage, it is important for the trigger voltage to be lower than the lowest voltage on the I/O pads at which damage may occur in the circuit. Generally, the trigger voltage is determined by the breakdown voltage of a pn-transition. In a standard CMOS process, the breakdown voltage of

15

20

25

30

the pn-junction lies between the n well and the p-type surface area in the neighborhood of 40 V, which is much too high for ESD protection. The breakdown voltage of the pn-junction of the source/drain zone of the n-channel MOS transistors is about 10 V. By providing a gated diode along the edge of the well, for example, in the form of a MOS transistor, a trigger voltage of the desired value may be obtained. The transistor source or drain zone overlapping the well forms a gated diode triggering the SCR element, the other zone of the transistor forming the cathode of the SCR element in the known device.

The holding voltage should generally be larger than the supply voltage. In order to keep the dissipation in the protection lowest possible, a low holding voltage is desired. In practice it has turned out that in most standard processes the holding voltage lies above 6 V. However, often a lower holding voltage is desired, more particularly in low-power applications where the supply voltage is 3.3 V or less.

Therefore, it is an object of the invention to provide an ESD protection which has not only a low trigger voltage but also a low holding voltage. In addition, the invention is based, for example, on the recognition that in the known device the transistor zone overlapping the well shields the anode from load carriers which are injected by the cathode. The invention is further based on the recognition that the holding voltage, which generally increases when the distance between anode and cathode increases, is adversely affected by the presence of the transistor between anode and cathode.

A semiconductor device according to the invention of the type described in the opening paragraph is therefore characterized in that the said second zone stretches out only along a part of the periphery of the well, whereas the first zone is provided along at least another part of this periphery of the well which is free from the said second zone. This configuration achieves that the anode and the cathode, in effect, are not shielded from each other by the gated diode, so that the load carriers injected by the cathode can reach the anode more easily, which results in a considerably lower holding voltage than in known devices.

A preferred embodiment of a device according to the invention is characterized in that the gate of the gated diode substantially stretches out only along that part of the periphery of the well along which also the said second zone of the second conductivity type stretches out. This embodiment is advantageous, for example, in that the leakage current is relatively small as a result of the limited gate length. A further embodiment of a device according to the invention is characterized in that the gated diode is arranged in the form of a MOS transistor which has a further surface zone of the second conductivity type, deposited in the surface area of the first conductivity type, the said second zone forming one of the

10

15

20

25

30

source/drain zones of the transistor and the said further surface zone forming the other one of the source/drain zones of the transistor, the said first zone of the second conductivity type being situated at a shorter lateral distance from the surface zone of the first conductivity type provided in the well than the said further surface zone. In practice it turns out that the holding voltage more or less linearly changes with the distance from anode to cathode. In this embodiment, the option is used of making this distance very small in a device according to the invention, that is, essentially smaller than the distance between the anode and the source of the transistor.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

In the drawings:

Fig. 1 shows a part of an integrated circuit having an input protection against electrostatic discharge;

Fig. 2 shows a cross-section of an ESD protection according to the invention;

Fig. 3 shows a current/voltage characteristic of the ESD protection of Fig. 2;

Fig. 4 shows the layout of a second embodiment of an ESD protection according to the invention;

Fig. 5 shows a cross-section of this second embodiment along the line V-V; and Fig. 6 shows a cross-section of this embodiment along the line VI-VI in Fig. 4.

Fig. 1 shows in a diagram the input part of an integrated circuit 1 having an input path 2 which is connected by wire bonding (not shown) to an input pin of a customary envelope (not shown either). The input path 2 is connected by a conductor 3 to an input port 4 of the circuit, which input port comprises, for example, a p-channel transistor 5, and an n-channel transistor 6, the transistor gates being connected to the conductor 3. The spreading of the resistance in the conductor 3 is represented diagrammatically by the resistors 7. For protecting the circuit against damage owing to electrostatic discharge (ESD), caused, for example, by contact between the input pin of the envelope and a human body, a protection element 9 is inserted whose one side is connected to the conductor 3 and whose other side is connected to a reference voltage, for example, ground. The element 9 shown in the Figure as a diode for simplicity, is formed by a four-layer structure of alternating conductivity type,

10

15

20

25

30

therefore, of a pnpn structure often referred to as SCR (Silicon-Controlled Rectifier). The current/voltage characteristic shows a first region (see Fig. 3) between 0 volts and V_{tr} volts in which the SCR element conducts no or substantially no current. This is the state in which the element is under normal conditions. In the case of the trigger voltage V_{tr} , the element changes to a conductive state in which the voltage drops to a low value V_h , the holding voltage, and the resistance of the SCR element becomes very low. For effectively protecting the circuit against ESD, it is necessary for V_{tr} to be lower than the voltage at which damage occurs. This means that for current CMOS processes V_{tr} is to be equal or substantially equal to 10 V. For a rapid discharge in the case of ESD and for keeping the heat development in the protection itself lowest possible, a lowest possible V_h is desired (be it higher than the supply voltage). Since the supply voltage for the ever diminishing dimensions in silicon technology shows a tendency to ever decreasing values, an SCR protection with a low V_h is ever more desired.

Fig. 2 shows in a cross-sectional view a protection element 9 according to the invention, which element also has a low holding voltage V_h when there is a suitable trigger voltage. A semiconductor body of, for example, silicon is started from, of which Fig. 2 only shows the surface area 10 containing the protection element 9. In the specific embodiment to be described here, the surface area is of the p type. However, it will be plainly evident to the expert that also embodiments which have reversed conductivity types of the various areas and zones are possible. In the surface area 10 is provided an n-type well 11, for example, during the n-well implantation for the p-channel transistors elsewhere in the semiconductor body. In the well 11 there is a p-type surface zone 12 which forms the anode of the SCR element 9 and is connected to the input path 2 via the conductor 3. By means of the contact 13 shown only diagrammatically in Fig. 2, and the highly doped contact zone 12, the anode 8 is also connected to the well 11. The p-type surface area 10 further includes an n-type surface zone 14 which lies remote from the well 11 and forms the cathode of the SCR element. By means of the conductor 15 shown diagrammatically, the cathode 14 is connected to a reference voltage, for example ground. The p-type surface area 10 is in this example also connected to ground by the conductor 15 and the highly doped p-type surface zone 16. For obtaining a sufficiently low trigger voltage, the device has a gated diode structure comprising a highly doped n-type surface zone 17 provided in the p-type surface area 10 and a gate 18 electrically insulated from the surface area 10 aligned relative to the zone 17. The zone 17 is electrically connected to the well 11 by having the zone 17 adjoin the well 11 or, as is shown in the drawing, by having it overlap the well 11. In the embodiment shown in Fig. 2 the gate 18 is connected by a conductor 15 to the substrate 10 and to the low reference voltage. In another embodiment, gate

10

15

20

25

30

8 is coupled to ground via a resistor and via a diode or a capacitor to zone 17. This configuration provides that the trigger voltage of the protection is not determined by the (high) breakdown voltage of the pn transition between the well 11 and the surface area 10, but by the gated diode 17, 18. The gated diode may be manufactured simultaneously with the n-channel transistors of the circuit so that, with the current standard CMOS processes, a breakdown voltage equal to or substantially equal to 10 V may be achieved.

In principle, the gated diode having the zone 17 and the gate 18 is sufficient. In the example shown, on the side of the gate 18, opposite zone 17, a further highly-doped n-type zone 19 is provided in the p-type surface area 10, so that the gated diode has the structure of a MOS transistor. The zone 19 is also connected to the low reference voltage and to the substrate 10 and, as a result, also operates as a cathode of the SCR element, be it in less efficient manner than the n-type zone 14.

Fig. 4 shows a plan view of an ESD protection according to the invention having another layout compared with the previous example. Cross-sections of the device along the lines V-V and VI-VI are represented in Fig. 5, Fig. 6 respectively. The n-type well 18 is arranged in the form of a longitudinal zone having two ends on the left and right-hand side of the drawing. The anode 8 is formed by a longitudinal p-type zone in the n-well 11 which well has in its center an opening at the position of which a highly doped n-type zone 12 is provided which forms a contact area for the well 11. The gated diode is solely provided on the righthand end and comprises the insulated gate 18 and the highly doped n-type zone 17 which partly overlaps the well 11. In this example, the gated diode is also arranged as a MOS transistor having a further n-type zone 19. The cathode of the SCR, formed by the highly doped n-type zone 14 is provided along the part of the periphery of the well 11 that is free from the gate 18 at a minor distance from the anode 8. The ratio between the two parts of the periphery may be chosen with relatively large freedom depending on the circumstances. Fig. 4 shows an embodiment in which the gated diode takes up only a relatively small part of the periphery of the SCR and thus has very little influence on the holding voltage V_h and on the current-conveying power of the SCR. At the position of the contact 20, the gate 18 is connected to the p-type substrate 10 and to the n-type cathode 14 which, together with the further zone 19, forms a coherent area. Needless to observe that, if so desired, the gate may also be connected to a junction in the circuit to another, suitable, voltage.

It will be evident that the invention is not restricted to the examples described above, but that within the framework of the invention a great many variations are possible to the expert. For example, a plurality of parallel-arranged SCR elements as shown in Fig. 4 may

be used to increase the current-conveying power. In the examples described, the conductivity types may be reversed too, needless to observe that voltages to be applied are to be adapted and functions of anode and cathode are exchanged. The protection element may be used in protection circuitries, differing from the circuitry shown in Fig. 1.

10

15

CLAIMS:

1. A semiconductor device having a semiconductor body which on a surface comprises an integrated circuit containing protection means for protection against electrostatic discharge (ESD), the means being a compound element of an SCR and a gated diode, the protection means being provided in a surface area of a first conductivity type having a well of a second, opposite, conductivity type in which area a surface zone of the first conductivity type is formed forming one of the anode and cathode zones of the SCR element, and the surface area having a surface zone of the second conductivity type, further denoted as first zone, situated remote from the well and forming the other anode and cathode area of the SCR element, the gated diode containing a gate insulated from the surface of the semiconductor body and a highly-doped second conductivity type surface zone aligned to this gate further denoted as second zone, which aligned surface zone partly overlaps the well of the second conductivity type, characterized in that the said second zone stretches out only along a part of the periphery of the well, whereas the first zone is provided along at least another part of this periphery of the well which is free from the said second zone.

2. A semiconductor device as claimed in claim 1, characterized in that the gate of the gated diode substantially stretches out only along that part of the periphery of the well

along which also the said second zone of the second conductivity type stretches out.


20 3. A semiconductor device as claimed in claim 2, characterized in that the gated diode is arranged in the form of a MOS transistor which has a further surface zone of the second conductivity type, deposited in the surface area of the first conductivity type, the said second zone forming one of the source/drain zones of the transistor and the said further surface zone forming the other one of the source/drain zones of the transistor, the said first zone of the second conductivity type being situated at a shorter lateral distance from the surface zone of the first conductivity type provided in the well than the said further surface zone.


- 4. A semiconductor device as claimed in claim 3, characterized in that the said further zone of the second conductivity type and the said first zone of the second conductivity type form a coherent zone of the second conductivity type.
- 5 5. A semiconductor device as claimed in one of the preceding claims, characterized in that the first and the second conductivity type are the p-conductivity type and n-conductivity type respectively, the said first zone forming the cathode of the SCR element and the first conductivity type zone arranged in the well forming the anode of the SCR element.


ABSTRACT:


For the protection of an integrated circuit against ESD, it is known to use a Silicon-Controlled Rectifier (SCR), provided with a gated diode or MOS transistor at the periphery of the well to obtain a low trigger voltage. In accordance with the invention, the said gated diode or MOS transistor, located between the anode and the cathode of the SCR, is provided only along a part of the periphery of the SCR, a part of the SCR thus being free from the said gated diode. As a result of this structure, the holding voltage of the SCR is reduced considerably, leading to an important decrease of the dissipation during the ESD event.


Fig. 2.














FIG. 6

DECLARATION and POWER OF ATTORNEY

ATTORNEY'S DOCKET NO.: PHN 17.073 US

Middle Name

State of Country Switzerland

Country of Citizenship The Netherlands

Zip Code

G.M.

•	*				FFIN 17.013 03	
My residence	n the original, first and so w) of the subject matter w rice" nich (check one)	l citizenship are as stat le inventor (if only one	ted below next to my name name is listed below) or a r which a patent is sought	n onginal, first joint invent	tor (if plural	
was filed on	•	as Application S	erial No.	and was ame	ind was amended on (if	
amended by the ame I acknowledg Code of Federal Regu I hereby clai inventor's certificate li	ndment(s) referred to abo ge the duty to disclose inf ulations, §1.56(a).	ove. formation which is mate sunder Title 35, United bidentified below any fority is claimed: PRIOR FOREIGN		application in accordance by foreign application(s) foent or inventor's certificate	e with Title 37, r patent or having a filing	
COUNTRY	APP. NUMBER		DATE OF FILING (DATE, MONTH, YEAR)		Y CLAIMED 35 U.S.C. 119	
Europe	98202948.0		nber 1998	YES		
provided by the first	paragraph of Title 35 Unit lederal Regulations, §1,5 te of this application:	ed States Code, §112, 8(a) which occurred be	isclosed in the prior United I acknowledge the duty to stween the filing date of the IES APPLICATION(S)	o disclose material inform	e national or PCT	
		FILING DATE		ABANDONED)		
2	514 351					
and belief are believed like so made are pur willful false statement will a statement with the statement of	ed to be true; and further ishable by fine or imprisonts may jeopardize the value of the value o	that these statements onment, or both, under lidity of the application or. I hereby appoint the	n knowledge are true and to were made with the know Section 1001 of Title 18 of or any patent Issued there e following attorney(s) and cted therewith. (list name)	leage that will the lase state of the United States Code eon. If or agent(s) to prosecute	and that such	
_		Patent Counsel;	DIRECT TELEPHON	E CALLS TO:		
SEND CORRESPONDENCE TO: Corporate Patent Counse U.S. Philips Corporation; 580 white Plains Road;			(name and telephone No.)			
Tarrytown, NY 1059			(914) 332-0222			
1.417,0.1.3,111.000						
Dated:		Inventor's	Signature:			
Full Name of in	Last Name	First Nam	е	Middle Name	ne	
Inventor Residence &	SCHROEDER City	Hans State of F	oreign Country	U. Country of Citizenship		
Citizenship	Kilchberg/Zurich	Switzerla		Germany	Germany	
Post Office Address	Street	City	Kilchberg/Zurich	State of Country Switzerland	Zip Code	
Dated:	Seestraße 236		Signature:			
Dateu.		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				

First Name

State of Foreign Country Switzerland

City CH-8055 Zurich

Paul

Last Name

City

Zurich

Street

GRADENWITZ

Birmendorferstraße 668

Full Name of in

Citizenship
Post Office Address

Residence &

Inventor

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

HANS U. SCHROEDER ET AL

PHN 17,073

Serial No.

Filed: CONCURRENTLY

SEMICONDUCTOR DEVICE

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

APPOINTMENT OF ASSOCIATES

sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:

Steven R. Biren

(Registration No. 26,531)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, 580 White Plains Road, Tarrytown, New York 10591, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully,

Jack F. Haken, Reg. 26,902

Attorney of Record

Dated at Tarrytown, New York this 3rd day of September 1999.